I. INTRODUCTION

I
N RADIO frequency (RF) transmitters operated in the gigahertz range, the quadrature modulator is one of the key components, which has significant effects on the quality of modulated signals. Generally, direct-conversion [1] and heterodyne [2] are the two major methods for quadrature modulation. signals into the single-side-band output signal. This compact structure can effectively reduce cost, power dissipation, and chip area as compared to the heterodyne quadrature modulator. In addition, both bandwidth and data rate can be improved.
In modern RF mobile transceiver systems, small form factor, lightweight, low cost, and low power dissipation are indispensable. To implement these systems, integrated circuits (ICs) with high integration level and low power dissipation are required. It is known that the submicron CMOS technology has great potential for RF transceiver design with medium output power. Generally, RF CMOS communication ICs have the advantages of low voltage, low power, low cost, and high integration. So far, many RF CMOS quadrature modulator designs have been reported [1] - [7] . Among them, an 1.9 GHz low-distortion direct-conversion quadrature modulator realized by 0.5-m CMOS technology, has been proposed by the present authors [6] where a new mixer circuit is designed to achieve low power dissipation at 3-V supply voltage. It has been shown that the realized direct-conversion quadrature modulator has good performance in image rejection and LO leakage [6] .
In the quadrature modulator, highly accurate quadrature signals from the LO are required. So far, there have been four methods proposed to generate LO signals with quadrature phases [8] - [16] . They are: 1) Resistance-capacitance capacitance-resistance (RC-CR) phase shifter [8] and [9] ; 2) frequency divider [10] ; 3) even-stage ring oscillator [11] - [14] ; and 4) two direct-coupled and cross-coupled inductance-capacitance ( )-load VCOs [15] and [16] . Among them, the -load VCO has low phase noise and stable oscillation frequency.
In this paper, an improved CMOS direct-conversion quadrature modulator with integrated RF amplifier and -load quadrature VCO, as indicated by the shaded area in Fig. 1 , for low-voltage and low-power RF transmitter applications is proposed and analyzed [17] . In the proposed quadrature modulator, two types of combiners [6] and [18] are connected to form the quadrature modulator core [6] which performs the low-distortion direct-conversion quadrature modulation function. The circuits of input and output combiners are modified to allow the combination with quadrature VCO and RF amplifier, respectively. The quadrature VCO merged to the input combiner is based on the two-stage ring oscillator with tanks as output loads. It has low phase error and low phase noise. The circuit of RF amplifier is also merged to the output combiner in the proposed quadrature modulator. Thus, the output combiner has voltage gain only within the desired band. In the proposed highly integrated new direct-conversion quadrature modulator, the power dissipation can be reduced to 18 mW at 2 V. LO leakage is low and image rejection is high. It is shown from experimental results that the proposed modulator operated at 1.9 GHz can satisfy the specifications of the RF transmitter in digital enhanced cordless telecommunications (DECT) systems [19] . It is expected that the proposed modulators can also be applied to other wireless communication systems like Bluetooth [20] or wireless LAN [21] .
In Section II, the operational principles of direct-conversion quadrature modulator core, -load ring-oscillator quadrature VCO, and the overall modulator structure are described. In Section III, the circuit structure of the proposed quadrature modulator with quadrature VCO merged to type-A combiner and RF amplifier to type-B combiner is analyzed. In Section IV, experimental results of the proposed CMOS quadrature modulator are described. Finally, the conclusion is given in Section V.
II. OPERATIONAL PRINCIPLE
In the proposed quadrature modulator, two types of combiners are used [6] and [18] to form the modulator core circuit. One is the type-A two-input combiner and the other is the type-B four-input combiner. Their block diagrams are shown in Fig. 2(a) and (b), respectively. The output signals and of these two combiners can be expressed as [6] and [18] Type A
Type B
In (1), is the output of the two-input combiner Com , and are the inputs to Com , and are constants. In (2) , is the output of the four-input combiner Com , , , , and are the inputs to Com , and are constants. The structure of the direct-conversion quadrature modulator core is shown in Fig. 3 
This verifies the quadrature modulation function of the directconversion quadrature modulator core in Fig. 3 . It can be seen from (3) that both second-order terms and of the input combiner and first-order terms of the output combiners have no effects on the quadrature modulator function.
In order to efficiently reduce chip area, power dissipation, and quadrature phase error, the quadrature VCO is cascoded with eight type-A combiners whereas RF amplifier is merged to two type-B combiners as shown in the block diagram of Fig. 4 . As may be seen from Fig. 4 , the cascoded quadrature VCO and type-A combiners uses the same current (5.8 mA) whereas the combined type-B combiner and RF amplifier uses the same (3.2 mA). In this way, the total power dissipation can be reduced approximately to one half of the original one. Furthermore, the signal paths from quadrature VCO to quadrature modulator can be kept very short and symmetrical to alleviate the in- fluence on the quadrature phases of VCO output signals by the parasitic components on the signal paths. Thus, the phase error can be minimized.
To implement the integrated quadrature VCO in Fig. 4 , a new circuit structure based on the even-stage ring oscillator is proposed [22] . Fig. 5 shows the conceptual block diagram of the proposed quadrature VCO where two fully differential inverters with on-chip -tank loads and negative resistors are connected to form a two-stage ring oscillator. Only two inverter stages with two spiral inductors are used so that both chip area and power dissipation can be saved. Moreover, the current of the two inverters is kept constant by the current source [22] as shown in Fig. 5 . This can reduce power dissipation [16] and enhance the phase accuracy of the quadrature signals [22] . In Fig. 5 , tanks are used as inverter loads in the two-stage ring oscillator. Thus, the phase noise can be reduced. The two tanks are realized by on-chip spiral inductors ( ) and variable capacitors ( ). The negative resistors ( ) connected in parallel with the tanks, are required to cancel the series resistance effect of spiral inductors and guarantee oscillation. The two variable capacitors can be tuned simultaneously by the control voltage from the frequency synthesizer to obtain the desired oscillation frequency expressed as Hz which is independent of the bias current of the inverters. The maximum impedance of the -load occurs at the oscillation frequency. At this frequency, the fully differential inverter achieves the maximum gain and the ring oscillator can maintain the quadrature oscillation. At other frequencies, the impedance of the -load decreases and the gain of the fully differential inverter also decreases. Thus, the ring oscillator cannot maintain the quadrature oscillation.
At oscillation, the delay times of the two fully differential inverters of Fig. 5 are always kept the same so that their outputs can provide highly accurate quadrature signals. To achieve equal delay times in these two fully differential inverters, symmetrical layout topologies must be used.
III. CIRCUIT DESIGN
A. Quadrature Modulator
Since the long-channel MOS transistor is basically a square-law device, the second-order transfer function in (1) can be implemented by long-channel MOS transistors [18] . . This arrangement allows both quadrature VCO and baseband circuits be cascoded with the combiners to achieve the current reuse. Thus, power dissipation can be reduced.
The circuit of the type-B combiner is shown in Fig. 6 (b) where the drain terminals of the MOS transistors M1, M2, M3, and M4 are connected to the impedance and their input gate signals are denoted as , , , and , respectively. Since the RF amplifier is merged to the type-B combiner, the resistor load is changed to the -tank load to obtain the narrow-band characteristics at the output node.
The transfer characteristics of the two combiners in Fig. 6 can be modeled by the drain current equation of long-channel MOS transistors in the saturation region. Using the ideal square-law current identity of long-channel MOS transistors, the drain current can be expressed as (4) where is the transconductance parameter, is the effective surface carrier mobility, is gate oxide capacitance per unit area, ( ) is the channel width (length) of the MOS device, is the gate-source voltage, and is the threshold voltage. Because the source voltage of the MOS device in the type-A combiner is not the same as its substrate voltage, the body effect exists and the threshold voltage is dependent on the source-substrate voltage . Its expression is (5) where is the threshold voltage with zero , is called the body-effect constant, and is the surface potential under strong inversion.
If M1 and M2 in the type-A combiner are operated in the saturation region, the output voltage at the drain terminal of the type-A combiner shown in Fig. 6 (a) can be written as functions of the input signals and by using (4) and (5). By employing the Taylor-series expansion and ignoring the highorder terms of and , can be rewritten in the same form as (1) with and . Similarly, the output voltage at the output of the type-B combiner shown in Fig. 6 (b) can be written in the same form as (2) with , , , and . The complete direct-conversion quadrature modulator core can be formed by connecting the combiners in Fig. 6 as that in Fig. 3 . The resultant circuit diagram is shown in Fig. 7 The output voltage can be derived by substituting and in (6) and in (7) into (3). The result is (8) As seen in (8), the function of the direct-conversion quadrature modulator core is realized. The body effect in the type-A combiners leads to the slight reduction of the gain of quadrature modulator core. But this gain reduction can be compensated by the gain enhancement of the type-B combiner with the -tank load.
The above derivation of the quadrature modulation function is based on the assumptions of square-law MOS characteristics and completely matched devices or components. However, some nonideal effects exist to affect the quadrature modulation function. Besides the body effect, the major nonideal effects are mobility degradation effect, channel-length modulation effect, and velocity saturation effect of MOS devices as well as device or component mismatches due to process variations. It is shown that most high-order harmonic terms at the output of the proposed quadrature modulator core caused by mobility degradation and channel-length modulation effects can be canceled due to the fully balanced structure [18] . Thus, these nonideal effects only have little contribution to the intermodulation error of the quadrature modulator core.
In short-channel MOS devices, the velocity saturation effect makes the drain current proportional to where . In the saturation region where the velocity saturation effect dominates, we have . If short-channel MOS devices operated in this region with are used, the type-A combiners still can function properly with in (3) as mentioned in Section II. But the type-B combiners cannot function properly since in (3). In the modulator core design for transmitter applications, short-channel MOS devices are used in both type-A and type-B combiners to obtain high frequency response in the gigahertz range. In the type-B combiners, the gate voltage of the MOS devices should be kept low enough to avoid . In our design, the MOS devices of type-B combiners have the drawn channel length of 0.35 m and the drawn channel width of 20 m. The dc gate bias voltage is kept between 0.7 and 0.9 V with the corresponding between 150 and 550 A. In this region, and the linearity error is below 4.3% for 300-mV peak-to-peak amplitude of input signals. This is acceptable in this modulator core design.
Another important error source of the proposed quadrature modulator core is the device or component mismatch which degrades the performance of image rejection and intermodulation. This is because the quadrature modulation function in (8) is realized by canceling the undesired terms at the output, which relies on the matched characteristics of devices or components. In the direct-conversion quadrature modulator core of Fig. 7 , the MOS device parameters to be matched are the transconductances , , and as well as the threshold voltages , , and . The passive components to be matched are the resistors and the impedances and . When the perfect match is assumed in the HSPICE simulation of the proposed quadrature modulator operated at 2 V, the simulated image ratio, LO leakage, second-order intermodulation, and third-order intermodulation are less than 80 dBc. But when 1% 5% MOS device mismatch is applied to the two MOS devices M18 and M24 of the type-A combiners in the baseband-path, the simulated image ratio, LO leakage, second-order intermodulation, and third-order intermodulation are degraded by 5.5, 5.6, 4, and 6 dBc per 1% mismatch, respectively. This mismatch represents the worst-case one where both local mismatch within the type-A combiner between the baseband-and LO-signals and global mismatch between the type-A combiners for and signals exist. Similarly, when 1% 5% MOS device mismatch is applied to the two type-B combiners in the output stage, the simulated image ratio, LO leakage, second-order intermodulation, and third-order intermodulation are degraded by 7, 3.5, 14, and 10 dBc per 1% mismatch, respectively.
Generally, good matching characteristics can be obtained by special layout methods. In order to minimize the device mismatch due to process variations, the MOS devices of the type-A combiners in the baseband-(LO-) path are interlaced with those in the baseband-(LO-) path. The two type-B combiners are placed as close as possible. Some dummy resistors are placed around the edge of the resistor array to make the same environment for the active resistors. Moreover, the paths from the outputs of the type-A combiners to the inputs of the type-B combiners must be kept symmetrical to achieve equal parasitic components. Some ground planes and lines are used to avoid the signal cross-talk. Fig. 8 shows the circuit diagram of the -tuned fully differential inverter used in the quadrature VCO. In Fig. 8 , the MOS transistors M1 and M2 form the differential amplifier that converts input differential voltage into output differential current. The negative resistor in Fig. 5 is realized by two cross-coupled MOS transistors M5 and M6 to provide enough negative resistance for oscillation. The variable capacitor in Fig. 5 is implemented by two p /n-well junction varactors MD1 and MD2 as shown in Fig. 8 . The cathodes of the two junction varactors are connected through the series resistor and the shunt capacitor to the control voltage from the frequency synthesizer. Through , the dc bias voltages of the two junctions can be adjusted to change the value of junction capacitance and, thus, the VCO frequency.
B. Merged Quadrature VCO
To merge the quadrature VCO with the input combiners of the quadrature modulator core, the structure of the -tuned inverter is modified by folding both -tank load and negative resistor down to ground as shown in Fig. 8 . Then the drain nodes of M1 and M2 can be connected to the source nodes of the MOS devices in the type-A combiners. Since the combiners provide the constant bias currents to the differential inverter via the drain nodes of M1 and M2, two dc current sources denoted by are added to the inverter of Fig. 8 .
The on-chip spiral inductor is characterized by the -type equivalent circuit shown in Fig. 9 where the component values can be determined from measurement as nH, , pF, , and PF [23] . In the equivalent circuit of Fig. 9 , is the inductance of the spiral inductor, is the parasitic series resistance of spiral inductor, is the silicon substrate resistance, is the oxide capacitance between spiral inductor and substrate, and is the overlap capacitance between spiral inductor and the center-tap underpass.
C. Merged RF Amplifier
To save the power dissipation, the RF amplifier [6] is merged to the type-B combiners as shown in Fig. 4 . The merged circuit is shown in Fig. 10(a) where the impedance elements and in Fig. 7 are implemented by the on-chip spiral inductor in parallel with the p /n-well junction varactors MD5 and MD6. The spiral inductor in the merged RF amplifier is the same as that in the merged quadrature VCO. MD5 and MD6 are the tunable junction varactors controlled by through the resistor and the bypass capacitor for center-frequency tuning. Although MD5 and MD6 are made tunable in this experimental chip design, fixed capacitors can be used to avoid the tuning process. M33 and M34 in Fig. 10(a) are cross-coupled to realize the negative resistance in parallel with the tank to cancel the series resistance of the spiral inductor. The negative resistance can be adjusted by the gate voltage of the MOS transistors M35 and M36 so that the tuning can be achieved. Practically, the negative resistance can be fixed without tuning. There are two advantages for using only one tank as the load of the two type-B combiners. First, only one spiral inductor is used so that the chip area is reduced. Second, the MOS transistors M33 M36 which realize the adjustable negative resistance, are cascoded to the input devices of type-B combiner so that the current is reused to save power dissipation.
Because of the symmetrical structures of the merged RF amplifier circuit in the differential branches, the equivalent half circuit of the load impedance or is shown in Fig. 10 (b) which can be used to derive the transfer function of the type-B combiner. For simplicity, the series connection of components is transformed into the equivalent parallel connection. The component values of the equivalent half circuit can be derived as (9) where is the frequency of the modulated signal at output nodes, , , and are the drain-substrate capacitances of the MOS transistors M25 M28, M33, and M35, respectively, , , and are the gate-drain capacitances of MOS transistors M33, M34, and M35, respectively, is the equivalent capacitance of junction varactors MD5 and MD6, is the input capacitance load of the output buffer including the parasitic capacitance of the metal connection lines, , , and are the output resistances of MOS transistors M25 M28, M33, and M35, respectively, and is the current bias in the MOS transistor M33.
The admittance at the output node of the type-B combiners with the merged RF amplifiers can be express as (10) To prevent the poles from running into the right half plane and causing instability, the real part of must be kept positive by choosing as
D. Overall Circuit
The complete circuit of the proposed quadrature modulator is shown in Fig. 11 . As may be seen from Fig. 11 , the baseband differential signals and are applied to the quadrature modulator core from the sources of M18, M20, M22, M24 and M10, M12, M14, M16 whereas the LO signals LO-and LO-from the sources of M9, M11, M13, M15 and M17, M19, M21, M23, respectively. Thus, the upper-side-band (USB) signal can be obtained at the output. The baseband circuit may also be merged to the quadrature modulator core as the quadrature VCO. Alternatively, constant current sources can be connected to the sources of these MOS devices to maintain the dc voltage and current while the signals are input to the sources through dc blocking capacitors.
For the measurement on the output differential signals of the merged RF amplifier, its differential output nodes and are connected to the output buffers through the dc blocking capacitors and as shown in Fig. 11 . The output buffers are simple NMOS source followers M37, M38, M39, and M40. Their outputs RF_B and RF_B are connected directly to bonding pads for signal measurement. In the source followers, the current sources are realized by M38 and M40 biased at whereas the gates of driving NMOS transistors M37 and M39 are biased at through the resistors. Since the output signal amplitude is kept smaller than , M37 and M39 can be kept in the saturation region. Table I .
IV. EXPERIMENTAL RESULTS
The proposed low-voltage and low-power direct-conversion quadrature modulator structure in Fig. 11 is used to design an 1.9 GHz version for the DECT system. The experimental chip is fabricated by using 0.35-m double-poly triple-metal (DPTM) CMOS technology. All the resistors in Fig. 11 are implemented by n ploysilicon to provide stable resistance with low temperature coefficient, whereas all the linear capacitors are implemented by using the polysilicon-to-polysilicon capacitor for good reliability. The microphotograph of the experimental chip is show in Fig. 12 . The active area is 900 m 1200 m, dominated by the three large on-chip spiral inductors.
In the measurement set-up, the four baseband inputs are biased by current sources formed by external discrete devices. Fig. 13 shows the external baseband input circuit for and the same circuit is also used for . As shown in Fig. 13 , the baseband differential signal is generated from a RF transformer with the secondary center tap connected to a fixed bias . This transformer performs the single-ended-input-todifferential-output conversion to generate the differential signal . The bias is carefully chosen so that the current of the input MOS with is equal to that of the external current source. This guarantees no dc current flowing through the transformer . Fig. 14 shows the overall measurement set-up of the fabricated quadrature modulator chip. The baseband signals are generated by an arbitrarily waveform generator whereas the output signal is measured by a spectrum analyzer. The 10-MHz 300-mV single-ended baseband inputs are converted into differential signals by using the RF transformers and then applied to the fabricated quadrature modulator chip. The RF modulated signal is measured through a RF output balun. The fabricated chip is measured under the nominal 2 V power supply voltage. Fig. 15 shows the photograph of the circuit test fixture with the fabricated chip directly mounted on the PCB. In order to reduce the parasitic inductance of bonding wires, the substrate of PCB under the chip is dug down to make the surfaces of both PCB and chip on the same plane. Fig. 16(a) shows the measured output spectrum of the fabricated direct-conversion quadrature modulator chip under 2-V power supply voltage, where the desired output is the upper side-band (USB) component and the image output is the lower side-band (LSB) component. The measured output power of the modulated signal is 15 dBm when the baseband signal of 10 MHz 300 mV is applied and the voltage of the merged RF amplifier is set to 2 V. The LO leakage is 48 dBc referred to 15 dBm output power whereas the measured image ratio is 42 dBc. The second-order intermodulation (LO 2 BB) components are less than 49 dBc referred to 15 dBm desired output power, whereas the third-order intermodulation (LO 3 BB) components are less than 47 dBc. Since the current reuse technique is used, the total current drain in the quadrature modulator with integrated quadrature VCO and RF amplifier is only 9 mA under 2-V power supply voltage. The measured image ratio of the fabricated quadrature modulator under 2-V supply voltage is degraded to 42 dBc as compared 51 dBc under 3-V. This degradation is due to the inherent device mismatches of the combiners which become more significant as supply voltage is smaller.
It is noted that the measured output power is 4.7 dBm smaller than the post-simulation result. This is because the values of fabricated polysilicon resistors are larger than the designed values. Due to the larger voltage drop on the resistors, the dc voltages at the nodes in Fig. 11 is decreased, which leads to the decrease of of M25 M32 and the decrease of the gain of type-B combiners. Thus, the quadrature modulator cannot provide the desired output level. The effect of resistor variations can be reduced by using dc blocking capacitors between type-A and type-B combiners or making the bias voltage of the type-A combiners tracking with the variations of . Fig. 17 shows the tuning characteristic of the quadrature VCO under different supply voltages. It can be seen from Fig. 17 that the tuning range of 280 MHz is achieved in the Since the tuning characteristic of the quadrature VCO is quite linear, it is useful for many applications. The simulated output amplitude of the quadrature VCO is 0.12 V. Fig. 18 shows the measured output phase noise of the quadrature VCO which is implemented on a separated chip for measurement purpose. With the quality factor of the on-chip spiral inductor being 1.74, the measured phase noise of the quadrature VCO at 100-kHz and 1-MHz offset are 94.33 and 112.33 dBc/Hz, respectively. It does not contribute to unallowable emissions near the band edge of the DECT standard.
The dependence of output power on power supply voltage is shown in Fig. 19 where the output power is increased with the supply voltage. As may be seen from Fig. 19 , the supply voltage can be as low as 1.5 V. This is because there are only two transistors and one resistor connected from power supply to ground in the critical path of the quadrature modulator and the threshold voltage of the transistor is as low as 0.58 V 0.69 V in this technology. Fig. 20 shows the measured frequency dependence of output power, LO leakage, and image ratio of the fabricated quadrature modulator chip under 2-V supply voltage. Between 1.89 and 2.2 GHz, the output power is larger than 16 dBm, the LO leakage is less than 47 dBc, and the image ratio is less than 40 dBc. Fig. 21 shows the measured frequency dependence of the intermodulation for the fabricated quadrature modulator chip under 2 V supply voltage. Since the quality factor of the load of the type-B combiner at higher frequency is larger than that at lower frequency, the selectivity is better at higher frequency. This leads to smaller image ratio, LO leakage, and intermodulation at higher frequency as shown in Figs. 20 and 21.
All the measured results of the fabricated quadrature modulator chip with integrated quadrature VCO and RF amplifier are summarized in Table II. V. CONCLUSION A compact 2 V low-power direct-conversion quadrature modulator with integrated quadrature VCO and RF amplifier has been proposed. In the proposed quadrature modulator, both quadrature VCO and RF amplifier are merged to the quadrature modulator core by using the current reuse technique. Thus, power dissipation can be reduced significantly. Due to the symmetrical and merged structure of the modulator, the mismatches among quadrature signal paths can be minimized to increase the image rejection. The proposed circuit structure has been adopted to design the quadrature modulator chip for 1.9 -GHz DECT transmitter application. The chip is fabricated by using 0.35-m DPTM CMOS technology. The measured image ratio of 42 and 51 dBc can be achieved with 2 and 3 -V supply voltages, respectively. Under 2-V supply voltage, the measured LO leakage is 48 dBc whereas the measured second-order intermodulation, third-order intermodulation, and other spurious components are less than 47 dBc. The tuning range is 280 MHz in the quadrature VCO. Through extensive measurement, the performance of the proposed low-power quadrature modulator for DECT transmitter application has been verified. It is also suitable for other RF transmitter applications.
